In the beginning, there was design-for-test (DFT). In order to help ensure that the resulting physical chip would be testable, logic designers were required to alter their gate-level or RTL designs.