This paper aims to share practical experience regarding building a power-optimized clock tree, determining the optimum targets for clock tree synthesis (CTS) and monitoring the quality of results (QoR ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback